


EGC 455  
Design & Verification of SOC

## Design Using Verilog - I



**Baback Izadi**  
Division of Engineering Programs  
bai@enr.newpaltz.edu




## CAD (continued)

- Target technologies that are available:

The graph plots various technologies based on their performance and customization. The y-axis represents 'Cost Design-Time Performance' and the x-axis represents 'Density and degree of customization'. The technologies are arranged in an upward-sloping sequence:


- Off-the-shelf gates, flip-flops, and standard logic elements
- PALs, PLAs, PLDs
- Complex PLDS (CPLDs)
- Field programmable gate arrays (FPGAs)
- Mask programmable gate arrays (MPGAs)
- Custom ASIC

- Most common: field programmable gate arrays (FPGAs) and application-specific integrated circuits (ASICs).

 **SUNY – New Paltz**  
Elect. & Comp. Eng.


## Hardware Description Languages (HDLs)

- HDLs can describe a digital system at several different levels—behavioral, data flow, and structural.
- HDLs lead naturally to a top-down design methodology.
- Two popular HDLs—VHDL and Verilog.
- Verilog is a HDL used to describe the behavior and / or structure of digital systems.

 **SUNY – New Paltz**  
Elect. & Comp. Eng.

## Compilation, Simulation, and Synthesis of Verilog Code

- Simulation and synthesis process:



- A netlist is a list of required components and their interconnections.



## Basic Verilog


- Lexical Convention
- Lexical convention are close to C++.
- Comment
  - // to the end of the line.
  - /\* to \*/ across several lines
- Keywords are lower case letter & it is **case sensitive**
- VERILOG uses 4 valued logic: 0, 1, x and z
- **Comments:** // Verilog code for AND-OR-INVERT gate

```
module <module_name> (<module_terminal_list>);  
<module_terminal_definitions>  
...  
<functionality_of_module>  
...  
endmodule
```



## Behavioral and Structural Verilog

- Any circuit or device can be represented in multiple forms of abstraction.
- Example:



## Behavioral and Structural Verilog (continued)

- 3 Models:
  - Structural:
    - Specifies more details.
    - Components used and the structure of the interconnection between the components are clearly specified.
    - At a low level of abstraction.
  - Data Flow (Register Transfer Language):
    - Data path and control signals are specified.
    - System is described in terms of the data transfer between registers.
  - Behavioral:
    - Specifies only the behavior at a higher level of abstraction.
    - Does not imply any particular structure or technology.



## Taste of Verilog

```

module Add_half ( sum, c_out, a, b );
input    a, b;
output  sum, c_out;
wire    c_out_bar;

xor (sum, a, b);
// xor G1(sum, a, b);
nand (c_out_bar, a, b);
not (c_out, c_out_bar);
endmodule
                
```

*Declaration of port modes*

*Declaration of internal signal*

*Instantiation of primitive gates*

*Verilog keywords*

**SUNY – New Paltz**  
Elect. & Comp. Eng.

## Lexical Convention

- Numbers are specified in the traditional form or below .
  - <size><base format><number>
- Size: contains *decimal* digitals that specify the size of the constant in the number of bits.
- Base format: is the single character ‘ followed by one of the following characters *b(binary), d(decimal), o(octal), h(hex)*.
- Number: legal digital.

Example :

- 347 -- decimal number
- 4'b101 -- 4- bit 0101<sub>2</sub>
- 2'o12 -- 2-bit octal number
- 5'h87f7 -- 5-digit 87F7<sub>16</sub>
- 2'd83 -- 2-digit decimal
- String in double quotes  
“ this is a introduction”

**SUNY – New Paltz**  
Elect. & Comp. Eng.


## Three Modeling Styles in Verilog

- Structural modeling (Gate-level)
  - Use predefined or user-defined primitive gates.
- Dataflow modeling
  - Use assignment statements (assign)
- Behavioral modeling
  - Use procedural assignment statements (always)



## Structural Verilog Description of Two-Bit Greater-Than Circuit

```
// Two-bit greater-than circuit: Verilog structural model // 1
// See Figure 2-27 for logic diagram // 2
module comparator_greater_than_structural(A, B, A_greater_than_B); // 3
input [1:0] A, B; // 4
output A_greater_than_B; // 5
wire B0_n, B1_n, and0_out, and1_out, and2_out; // 6
not // 7
  inv0(B0_n, B[0]), inv1(B1_n, B[1]); // 8
and // 9
  and0(and0_out, A[1], B1_n), // 10
  and1(and1_out, A[1], A[0], B0_n), // 11
  and2(and2_out, A[0], B1_n, B0_n); // 12
or // 13
  or0(A_greater_than_B, and0_out, and1_out, and2_out); // 14
endmodule // 15
```



## Dissection

- **Module and Port declarations**
  - Verilog-2001 syntax
    - `module AOI (input A, B, C, D, output F);`
  - Verilog-1995 syntax



```
module AOI (A, B, C, D, F);
input A, B, C, D;
output F;
```
- **Wires:** Continuous assignment to an internal signal




## A Simple Dataflow Design

```
// Verilog code for AND-OR-INVERT gate
module AOI (input A, B, C, D, output F);
wire F; // the default
wire AB, CD, O; // necessary
assign AB = A & B;
assign CD = C & D;
assign O = AB | CD;
assign F = ~O;
endmodule
// end of Verilog code
```

Continuous Assignments



## A Simple Dataflow Design



```
// Verilog code for AND-OR-INVERT gate
module AOI (input A, B, C, D, output F);
    assign F = ~((A & B) | (C & D));
endmodule
// end of Verilog code
'&' for AND, '|' for OR, '^' for XOR '^~' for XNOR, '&~' for NAND
```



## Dataflow Verilog Description of Two-Bit Greater-Than Comparator

```
// Two-bit greater-than circuit: Dataflow model // 1
// See Figure 2-27 for logic diagram // 2
module comparator_greater_than_dataflow(A, B, A_greater_than_B); // 3
    input [1:0] A, B; // 4
    output A_greater_than_B; // 5
    wire B1_n, B0_n, and0_out, and1_out, and2_out; // 6
    assign B1_n = ~B[1]; // 7
    assign B0_n = ~B[0]; // 8
    assign and0_out = A[1] & B1_n; // 9
    assign and1_out = A[1] & A[0] & B0_n; // 10
    assign and2_out = A[0] & B1_n & B0_n; // 11
    assign A_greater_than_B = and0_out | and1_out | and2_out; // 12
endmodule // 13
```

Copyright ©2016 Pearson Education, All Rights Reserved





## Conditional Dataflow Verilog Description of Two-Bit Greater-Than Circuit

```
// Two-bit greater-than circuit: Conditional model // 1
// See Figure 2-27 for logic diagram // 2
module comparator_greater_than_conditional2(A, B, A_greater_than_B); // 3
  input [1:0] A, B; // 4
  output A_greater_than_B; // 5
  assign A_greater_than_B = (A > B)? 1'b1 : // 6
    1'b0; // 7
endmodule // 8
```

Copyright ©2016 Pearson Education, All Rights Reserved



## Verilog Description of Two-Bit Greater- Than Circuit

```
// Two-bit greater-than circuit: Behavioral model // 1
// See Figure 2-27 for logic diagram // 2
module comparator_greater_than_behavioral(A, B, A_greater_than_B); // 3
  input [1:0] A, B; // 4
  output A_greater_than_B; // 5
  assign A_greater_than_B = A > B; // 6
endmodule // 7
```

Copyright ©2016 Pearson Education, All Rights Reserved



## A Design Hierarchy

- **Module Instances**
  - MUX\_2 module contains references to each of the lower level modules

```
// Verilog code for 2-input multiplexer
module MUX2 (input SEL, A, B, output F);
// 2:1 multiplexer
// wires SELB and FB are implicit
// Module instances...
INV G1 (SEL, SELB);
AOI G2 (SELB, A, SEL, B, FB);
INV G3 (.A(FB), .F(F)); // Named mapping
endmodule
// end of Verilog code
```

```
// Verilog code for 2-input multiplexer
module INV (input A, output F); // An inverter
assign F = ~A;
endmodule

module AOI (input A, B, C, D, output F);
assign F = ~(A & B) | (C & D);
endmodule
```

```
F = (SEL)'.A + (SEL).B
SELB = (SEL)'
F=(SELB).A + (SEL).B
1. Invert SEL and get SELB
2. Use AOI and get F'
3. Invert F' and get F
```

## Another Example


```
module decoder (A,B, D0,D1,D2,D3);
input A,B;
output D0,D1,D2,D3;
assign D0 = ~A&~B;
assign D1 = ~A&B;
assign D2 = A&~B;
assign D3 = A&B;
endmodule
```

**Figure 6. Logic diagram of 2-to-4 decoder**

## Hierarchical representation of Adder

```

module fulladder (A,B,CIN, S,COUT);
input A,B,CIN;
output S,COUT;
assign S = A ^ B ^ CIN;
assign COUT = (A & B) |(A & CIN)
| (B & CIN);
endmodule
    
```



```

module four_bit_adder (CIN, X3,X2,X1,X0,Y3,Y2,Y1,Y0, S3,S2,S1,S0,COUT);
input CIN, X3, X2, X1, X0,Y3,Y2,Y1,Y0;
output S3, S2, S1, S0, COUT;
wire C1, C2, C3;
fulladder FA0 (X0,Y0, CIN, S0, C1);
fulladder FA1 (X1,Y1, C1, S1, C2);
fulladder FA2 (X2,Y2, C2, S2, C3);
fulladder FA3 (X3,Y3, C3, S3, COUT);
endmodule
    
```




Figure 9. Four bit Full Adder



```

module adder_4 (A, B, CIN, S ,COUT);
input [3:0] A,B;
input CIN;
output [3:0] S;
output COUT;
wire [4:0] C;
full_adder FA0 (B(0), A(0), C(0), S(0), C(1));
full_adder FA1 (B(1), A(1), C(1), S(1), C(2));
full_adder FA2 (B(2), A(2), C(2), S(2), C(3));
full_adder FA3 (B(3), A(3), C(3), S(3), C(4));
assign C(0) = CIN;
assign COUT = C(4);
endmodule

```

Figure 9. Four bit Full Adder

## Verilog Statements

Verilog has two basic types of statements

1. Concurrent statements (combinational)
 

(things are happening concurrently, ordering does not matter)

  - Gate instantiations
    - **and** (z, x, y), **or** (c, a, b), **xor** (S, x, y), etc.
  - Continuous assignments
    - **assign** Z = x & y; c = a | b; S = x ^ y
2. Procedural statements (sequential)
 


(executed in the order written in the code)

  - **always @** - executed continuously when the event is active
  - **Initial** - executed only once (used in simulation)
  - **if then else** statements

### Behavioral Description

```


module Add_half ( sum, c_out, a, b );
  input    a, b;
  output   sum, c_out;
  reg sum, c_out;
  always @ ( a or b )
  begin
    sum = a ^ b;      // Exclusive or
    c_out = a & b;    // And
  end
endmodule
    
```



Must be of the 'reg' type

Procedure assignment statements

Event control expression or sensitivity list


 SUNY - New Paltz  
Elect. & Comp. Eng.

### Conditional Statement

- Conditional\_expression ? true\_expression : false\_expression;

**Example:**

- Assign  $A = (B < C) ? (D + 5) : (D + 2)$ ;
  - if B is less than C, the value of A will be D + 5, or else A will have the value D + 2.
- An **if-else** statement is a procedural statement.

```

//Behavioral specification
module mux2to1 (w0, w1, s, F);
  input w0,w1,s;
  output F;
  reg F;
    
```


```

always @ (w0,w1,s)
  if (s==1) F = w1;
  else F = w0;
endmodule
        
```

```

always @ (w0,w1,s)
  F = s ? w1 : w2;
endmodule
        
```

sensitivity list


 SUNY - New Paltz  
Elect. & Comp. Eng.

### Mux 4-to-1

```

module mux4to1 (w0, w1,w2, w3, S, F);
input w0,w1,w2,w3,[1:0] S;
output F;
reg F;
always @ (w0,w1,w2,w3,S)
if (S==0) F = w0;
else if (S==1) F = w1;
else if (S==2) F = w2;
else F = w3;
endmodule
    
```



Verilog Operator	Name	Functional Group
> >= < <=	greater than greater than or equal to less than less than or equal to	relational
== !=	case equality case inequality	equality
& ^	bit-wise AND bit-wise XOR bit-wise OR	bit-wise bit-wise
&&	logical AND logical OR	logical



## Another Example

```
//Dataflow description of a 4-bit comparator.  
module mag_comp (A,B,ALTB,AGTB,AEQB);  
input [3:0] A,B;  
output ALTB,AGTB,AEQB;  
assign ALTB = (A < B),  
AGTB = (A > B),  
AEQB = (A == B);  
endmodule
```



## Dataflow Modeling

```
//Dataflow description of 4-bit adder  
module binary_adder (A, B, Cin, SUM, Cout);  
input [3:0] A,B;  
input Cin;  
output [3:0] SUM;  
output Cout;  
assign {Cout, SUM} = A + B + Cin;  
endmodule
```



concatenation

Binary addition

## Design of an ALU using Case Statement

S	Function
0	Clear
1	B-A
2	A-B
3	A+B
4	A XOR B
5	A OR B
6	A AND B
7	Set to all 1's

```
// 74381 ALU
module alu(s, A, B, F);
input [2:0] s;
input [3:0] A, B;
output [3:0] F;
reg [3:0] F;
always @(s or A or B)
case (s)
0: F = 4'b0000;
1: F = B - A;
2: F = A - B;
3: F = A + B;
4: F = A ^ B;
5: F = A | B;
6: F = A & B;
7: F = 4'b1111;
endcase
endmodule
```



```
// 74381 ALU
module VALU(s, A, B, F);
input [2:0] s;
input [3:0] A, B;
output [3:0] F;
reg [3:0] F;
always @(s or A or B)
case (s)
0: F = 4'b0000;
1: F = B - A;
2: F = A - B;
3: F = A + B;
4: F = A ^ B;
5: F = A | B;
6: F = A & B;
7: F = 4'b1111;
endcase
endmodule
```




## Golden Rules

- **Golden Rule 1:**
  - *To synthesize combinational logic using an always block, all inputs to the design must appear in the sensitivity list.*
- **Golden Rule 2:**
  - *To synthesize combinational logic using an always block, all variables must be assigned under all conditions.*



## Golden Rules

```
reg f;
always @(sel, a, b)
begin :
  if (sel == 1)
    f = a;
  else
    f = b;
end
```




- Proper as intended

```
Reg f;
always @(sel, a, b)
begin f = b;
  if (sel == 1)
    f = a;
end
```

- Setting variables to default values at the start of the always block

- OK as well!

```
reg f;
always @(sel, a)
begin :
  if (sel == 1)
    f = a;
end
```



- What if sel = 0?
  - Keep the current value
- Undesired functionality
  - Unintended latch
- Need to include else



## Blocking vs. Nonblocking Assignments

- Verilog supports two types of assignments within *always* blocks, with subtly different behaviors.
- Blocking assignment:** evaluation and assignment are immediate

```
always @ (a or b or c)
begin
  x = a | b;           1. Evaluate a | b, assign result to x
  y = a ^ b ^ c;      2. Evaluate a^b^c, assign result to y
  z = b & ~c;         3. Evaluate b&(~c), assign result to z
end
```

- Nonblocking assignment:** all assignments deferred until all right-hand sides have been evaluated (end of simulation timestep)

```
always @ (a or b or c)
begin
  x <= a | b;          1. Evaluate a | b but defer assignment of x
  y <= a ^ b ^ c;      2. Evaluate a^b^c but defer assignment of y
  z <= b & ~c;         3. Evaluate b&(~c) but defer assignment of z
end                    4. Assign x, y, and z with their new values
```

- Sometimes, as above, both produce the same result. Sometimes, not!



SUNY - New Paltz  
Elect. & Comp. Eng.

## Blocking vs. Nonblocking Assignments

- The `=` token represents a blocking procedural assignment
  - ✓ Evaluated and assigned in a single step
  - ✓ Execution flow within the procedure is blocked until the assignment is completed
- The `<=` token represents a non-blocking assignment
  - ✓ Evaluated and assigned in two steps:
    1. The right hand side is evaluated immediately
    2. The assignment to the left-hand side is postponed until other evaluations in the current time step are completed

```
//swap bytes in word
always @(posedge clk)
begin
  word[15:8] = word[ 7:0];
  word[ 7:0] = word[15:8];
end
```



```
//swap bytes in word
always @(posedge clk)
begin
  word[15:8] <= word[ 7:0];
  word[ 7:0] <= word[15:8];
end
```




SUNY - New Paltz  
Elect. & Comp. Eng.

### Why two ways of assigning values?


Conceptual need for **two kinds of assignment** (in always blocks):

		
<p><b>Blocking:</b> Evaluation and assignment are immediate</p>	<del> <pre>a = b b = a</pre> </del>	<pre>x = a &amp; b y = x   c</pre>
<p><b>Non-Blocking:</b> Assignment is postponed until all r.h.s. evaluations are done</p>	<pre>a &lt;= b b &lt;= a</pre>	<del> <pre>x &lt;= a &amp; b y &lt;= x   c</pre> </del>
<p><b>When to use:</b> ( only in always blocks! )</p>	<p>Sequential Circuits</p>	<p>Combinational Circuits</p>



SUNY – New Paltz  
Elect. & Comp. Eng.

### Assignment Styles for Sequential Logic



**Flip-Flop Based Digital Delay Line**

- Will nonblocking and blocking assignments both produce the desired result?

```


module nonblocking(in, clk, out);
  input in, clk;
  output out;
  reg q1, q2, out;
  always @ (posedge clk)
  begin
    q1 <= in;
    q2 <= q1;
    out <= q2;
  end
endmodule

```

```

module blocking(in, clk, out);
  input in, clk;
  output out;
  reg q1, q2, out;
  always @ (posedge clk)
  begin
    q1 = in;
    q2 = q1;
    out = q2;
  end
endmodule

```



SUNY – New Paltz  
Elect. & Comp. Eng.

## Use Nonblocking for Sequential Logic

```

always @ (posedge clk)
begin
  q1 <= in;
  q2 <= q1;
  out <= q2;
end
        
```

"At each rising clock edge, q1, q2, and out **simultaneously** receive the old values of in, q1, and q2."

```

always @ (posedge clk)
begin
  q1 = in;
  q2 = q1;
  out = q2;
end
        
```

"At each rising clock edge, q1 = in. After that, q2 = q1 = in; After that, out = q2 = q1 = in; Finally out = in."

- Blocking assignments do not reflect the intrinsic behavior of multi-stage sequential logic
- **Guideline: use nonblocking assignments for sequential always blocks**

SUNY - New Paltz  
Elect. & Comp. Eng.

## Use Blocking for Combinational Logic

Blocking Behavior	a b c x y	
(Given) Initial Condition	1 1 0 1 1	
a changes;	0 1 0 1 1	
always block triggered	0 1 0 0 1	
x = a & b;	0 1 0 0 1	
y = x   c;	0 1 0 0 0	

```

always @ (a or b or c)
begin
  x = a & b;
  y = x | c;
end
        
```

Nonblocking Behavior	a b c x y	Deferred
(Given) Initial Condition	1 1 0 1 1	
a changes;	0 1 0 1 1	
always block triggered	0 1 0 1 1	
x <= a & b;	0 1 0 1 1	x<=0
y <= x   c;	0 1 0 1 1	x<=0, y<=1
Assignment completion	0 1 0 0 1	

```

always @ (a or b or c)
begin
  x <= a & b;
  y <= x | c;
end
        
```


- Nonblocking assignments do not reflect the intrinsic behavior of multi-stage combinational logic
- While nonblocking assignments can be hacked to simulate correctly (expand the sensitivity list), it's not elegant
- **Guideline: use blocking assignments for combinational always blocks**

SUNY - New Paltz  
Elect. & Comp. Eng.

### Propagation Delay for an Inverter

$t_{pd} = \max(t_{PHL}, t_{PLH})$

Copyright ©2016 Pearson Education, All Rights Reserved




### Single-clock Synchronous Circuits

We'll use Flip Flops and Registers – groups of FFs sharing a clock input – in a highly constrained way to build digital systems.


*Single-clock Synchronous Discipline:*

- No combinational cycles
- Single clock signal shared among all clocked devices
- Only care about value of combinational circuits just before rising edge of clock
- Period greater than every combinational delay
- Change saved state after noise- inducing logic transitions have stopped!




### Asynchronous Inputs in Sequential Systems

**What about external signals?**



*Can't guarantee setup and hold times will be met!*

**When an asynchronous signal causes a setup/hold violation...**



I

Transition is missed on first clock cycle, but caught on next clock cycle.


II

Transition is caught on first clock cycle.

III

Output is metastable for an indeterminate amount of time.



**Q: Which cases are problematic?**




### Asynchronous Inputs in Sequential Systems

**All of them can be, if more than one happens simultaneously within the same circuit.**

**Idea: ensure that external signals directly feed exactly one flip-flop**





**This prevents the possibility of I and II occurring in different places in the circuit, but what about metastability?**



## Handling Metastability

- Preventing metastability turns out to be an impossible problem
- High gain of digital devices makes it likely that metastable conditions will resolve themselves quickly
- Solution to metastability: allow time for signals to stabilize





How many registers are necessary?

- Depends on many design parameters (clock speed, device speeds, ...)
- In above, a pair of synchronization registers is sufficient




## Finite State Machines (FSM)

- State diagrams are representations of Finite State Machines (FSM)
- Mealy FSM
  - Output depends on input and state
  - Output is not synchronized with clock
  - can have temporarily unstable output
- Moore FSM
  - Output depends only on state



## Finite State Machines


- Finite State Machines (FSMs) are a useful abstraction for **sequential circuits** with centralized “states” of operation
- At each clock edge, combinational logic computes *outputs* and *next state* as a function of *inputs* and *present state*




## Two Types of FSMs

Moore and Mealy FSMs : different output generation



- Moore FSM:



- Mealy FSM:







### Clocked circuit for on/off button

```
module onoff(clk,button,light);  
  input clk,button;  
  output light; reg light;  
  always @(posedge clk) begin  
    if (button) light <= ~light;  
  end  
endmodule
```

SINGLE GLOBAL CLOCK

SUNY – New Paltz  
Elect. & Comp. Eng.

### Clocked circuit for on/off button

```
module onoff(clk,button,light);  
  input clk,button;  
  output light; reg light;  
  always @(posedge clk) begin  
    if (button) light <= ~light;  
  end  
endmodule
```


Does this work with a 1Mhz CLK?

SINGLE GLOBAL CLOCK

SUNY – New Paltz  
Elect. & Comp. Eng.

### Example: 4-bit Counter

• Logic diagram



• Verilog


```
# 4-bit counter
module counter(clk, count);
  input clk;
  output [3:0] count;
  reg [3:0] count;

  always @ (posedge clk) begin
    count <= count+1;
  end
endmodule
```



### Example: 4-bit Counter

• Logic diagram




• Verilog

```
# 4-bit counter with enable
module counter(clk, enb, count);
  input clk, enb;
  output [3:0] count;
  reg [3:0] count;


  always @ (posedge clk) begin
    count <= enb ? count+1 : count;
  end
endmodule
```

Could I use the following instead?  
if (enb) count <= count+1;



## Example: 4-bit Counter

• Logic diagram



• Verilog

```
# 4-bit counter with enable and synchronous clear
module counter(clk,enb,clr,count);
  input clk,enb,clr;
  output [3:0] count;
  reg [3:0] count;

  always @(posedge clk) begin
    count <= clr ? 4'b0 : (enb ? count+1 : count);
  end
endmodule
```



SUNY - New Paltz  
Elect. & Comp. Eng.

## 4-bit Shift Register with Reset

```
module srg_4_r_v (CLK, RESET, SI, Q, SO);
  input CLK, RESET, SI;
  output [3:0] Q;
  output SO;
  reg [3:0] Q;
  assign SO = Q[3];
  always@(posedge CLK or posedge RESET) begin
    if (RESET)
      Q <= 4'b0000;
    else
      Q <= {Q[2:0], SI};
    end
  end
endmodule
```



SUNY - New Paltz  
Elect. & Comp. Eng.


## 4-bit Binary Counter with Reset

```
module count_4_r_v (CLK, RESET, EN, Q, CO);  
input CLK, RESET, EN;  
output [3:0] Q;  
output CO;  
reg [3:0] Q;  
assign CO = (count == 4'b1111 && EN == 1'b1) ? 1 : 0;  
always@(posedge CLK or posedge RESET)  
begin  
if (RESET)  
Q <= 4'b0000;  
else if (EN)  
Q <= Q + 4'b0001;  
end  
endmodule
```



## Sequence Detector


- Circuit specification:
  - Design a circuit that outputs a 1 when three consecutive 1's have been received as input and 0 otherwise.
- FSM type
  - Moore or Mealy FSM?
  - » Both possible
  - » Chose Moore to simplify diagram
- State diagram:
  - » State S0: zero 1s detected
  - » State S1: one 1 detected
  - » State S2: two 1s detected
  - » State S3: three 1s detected



## Sequence Detector: Verilog (Moore FSM)

```



module seq3_detect_moore(x,clk, y);
// Moore machine for a three-1s sequence detection
input x, clk;
output y;
reg [1:0] state;
parameter S0=2'b00, S1=2'b01, S2=2'b10, S3=2'b11;
// Define the sequential block
always @(posedge clk)
    case (state)
        S0: if (x) state <= S1;
            else state <= S0;
        S1: if (x) state <= S2;
            else state <= S0;
        S2: if (x) state <= S3;
            else state <= S0;
        S3: if (x) state <= S3;
            else state <= S0;
    endcase
// Define output during S3
assign y = (state == S3);
endmodule
    
```




## Sequence Detector: Verilog (Mealy FSM)

```

module seq3_detect_mealy(x,clk, y);
// Mealy machine for a three-1s sequence detection
input x, clk;
output y; reg y;
parameter S0=2'b00, S1=2'b01, S2=2'b10, S3=2'b11;
// Next state and output combinational logic
// Use blocking assignments "="
always @(x or pstate)
    case (pstate)
        S0: if (x) begin nstate = S1; y = 0; end
            else begin nstate = S0; y = 0; end
        S1: if (x) begin nstate = S2; y = 0; end
            else begin nstate = S0; y = 0; end
        S2: if (x) begin nstate = S3; y = 1; end
            else begin nstate = S0; y = 0; end
        S3: if (x) begin nstate = S3; y = 1; end
            else begin nstate = S0; y = 0; end
    endcase
// Sequential logic, use nonblocking assignments "<="
always @(posedge clk)
    pstate <= nstate;
endmodule
    
```




Verilog Operator	Name	Functional Group	Verilog Operator	Name	Functional Group
[ ]	bit-select or part-select		+	binary plus	arithmetic
( )	parenthesis		-	binary minus	arithmetic
!	logical negation	logical	<<	shift left	shift
~	negation	bit-wise	>>	shift right	shift
&	reduction AND	reduction	>	greater than	relational
	reduction OR	reduction	>=	greater than or equal to	relational
~&	reduction NAND	reduction	<	less than	relational
~	reduction NOR	reduction	<=	less than or equal to	relational
^	reduction XOR	reduction	==	case equality	equality
~^ or ^~	reduction XNOR	reduction	!=	case inequality	equality
+	unary (sign) plus	arithmetic	&	bit-wise AND	bit-wise
-	unary (sign) minus	arithmetic	^	bit-wise XOR	bit-wise
{ }	concatenation	concatenation		bit-wise OR	bit-wise
{ { } }	replication	replication	&&	logical AND	logical
*	multiply	arithmetic		logical OR	logical
/	divide	arithmetic	?:	conditional	conditional
%	modulus	arithmetic			



## Testing a Verilog Model

- A model has to be tested and validated before it can be successfully used.
- A test bench is a piece of Verilog code that can provide input combinations to test a Verilog model for the system under test.
- Test benches are frequently used during simulation to provide sequences of inputs to the circuit or Verilog model under test.






### Testbench for the Structural Model of the Two-Bit Greater-Than Comparator


```
// Testbench for Verilog two-bit greater-than comparator // 1
module comparator_testbench_verilog(); // 2
    reg [1:0] A, B; // 3
    wire struct_out; // 4
    comparator_greater_than_structural U1(A, B, struct_out); // 5
    initial // 6
    begin // 7
        A = 2'b10; // 8
        B = 2'b00; // 9
        #10; // 10
        B = 2'b01; // 11
        #10; // 12
        B = 2'b10; // 13
        #10; // 14
        B = 2'b11; // 15
    end // 16
endmodule // 17
```

Copyright ©2016 Pearson Education, All Rights Reserved






### Circuit to demonstrate an HDL (Verilog)



```
Module simpl_Circuit (A, B, C, D, E)
  input A, B, C;
  output D, E;
  wire w1;
  and # (30) G1 (w1, A, B);
  not #10 G2 (E, C);
  or #(20) G3 (D, w1, E);
endmodule
```


**Table 3.5**  
*Output of Gates after Delay*

	Time Units (ns)	Input	Output
		ABC	E w1 D
Initial	—	000	1 0 1
Change	—	111	1 0 1
	10	111	0 0 1
	20	111	0 0 1
	30	111	0 1 0
	40	111	0 1 0
	50	111	0 1 1



### Testing a Verilog Model (continued)

- Test bench for testing a 4-bit binary adder:



## Interaction between stimulus and design modules

```
module t_circuit;  
  reg t_A, t_B;  
  wire t_C;  
  parameter stop_time = 1000 ;  
  
  circuit M ( t_C, t_A, t_B );  
  
  // Stimulus generators for  
  // t_A and t_B go here  
  initial # stop_time $finish;  
endmodule
```


```
module circuit (C, A, B)  
  
  input    A, B;  
  
  output   C;  
  
  // Description goes here  
endmodule
```

Copyright ©2013 Pearson Education, publishing as Prentice Hall



## Arithmetic in Verilog

```
module Arithmetic (A, B, Y1, Y2, Y3, Y4, Y5);  
  input [2:0] A, B;  
  output [3:0] Y1;  
  output [4:0] Y3;  
  output [2:0] Y2, Y4, Y5;  
  reg [3:0] Y1;  
  reg [4:0] Y3;  
  reg [2:0] Y2, Y4, Y5;  
  always @(A or B)  
  begin  
    Y1=A+B; //addition  
    Y2=A-B; //subtraction  
    Y3=A*B; //multiplication  
    Y4=A/B; //division  
    Y5=A%B; //modulus of A divided by B  
  end  
endmodule
```



## Equality and inequality Operations in Verilog

```
module Equality (A, B, Y1, Y2, Y3);  
    input [2:0] A, B;  
    output Y1, Y2;  
    output [2:0] Y3;  
    reg Y1, Y2;  
    reg [2:0] Y3;  
    always @(A or B)  
    begin  
        Y1=A==B;//Y1=1 if A equivalent to B  
        Y2=A!=B;//Y2=1 if A not equivalent to B  
        if (A==B)//parenthesis needed  
            Y3=A;  
        else  
            Y3=B;  
    end  
end  
endmodule
```



## Logical Operations in Verilog

```
module Logical (A, B, C, D, E, F, Y);  
    input [2:0] A, B, C, D, E, F;  
    output Y;  
    reg Y;  
    always @(A or B or C or D or E or F)  
    begin  
        if ((A==B) && ((C>D) || !(E<F)))  
            Y=1;  
        else  
            Y=0;  
    end  
end  
endmodule
```



## Bit-wise Operations in Verilog

```
module Bitwise (A, B, Y);  
    input [6:0] A;  
    input [5:0] B;  
    output [6:0] Y;  
    reg [6:0] Y;  
    always @(A or B)  
    begin  
        Y[0]=A[0]&B[0]; //binary AND  
        Y[1]=A[1]|B[1]; //binary OR  
        Y[2]=!(A[2]&B[2]); //negated AND  
        Y[3]=!(A[3]|B[3]); //negated OR  
        Y[4]=A[4]^B[4]; //binary XOR  
        Y[5]=A[5]~^B[5]; //binary XNOR  
        Y[6]=!A[6]; //unary negation  
    end  
end
```



## . Concatenation and Replication in Verilog

- The concatenation operator "{ , }" combines (concatenates) the bits of two or more data objects. The objects may be scalar (single bit) or vectored (multiple bit). Multiple concatenations may be performed with a constant prefix and is known as replication.

```
module Concatenation (A, B, Y);  
    input [2:0] A, B;  
    output [14:0] Y;  
    parameter C=3'b011;  
    reg [14:0] Y;  
    always @(A or B)  
    begin  
        Y={A, B, {2{C}}, 3'b110};  
    end  
end
```



## Shift Operations in Verilog

```
module Shift (A,Y1,Y2);  
    input [7:0] A;  
    output [7:0] Y1,Y2;  
    parameter B=3; reg [7:0] Y1,Y2;  
    always @(A)  
    begin  
        Y1=A<<B; //logical shift left  
        Y2=A>>B; //logical shift right  
    end  
endmodule
```



## Conditional Operations in Verilog

```
module Conditional (Time,Y);  
    input [2:0] Time;  
    output [2:0] Y;  
    reg [2:0] Y;  
    parameter Zero =3b'000;  
    parameter TimeOut = 3b'110;  
    always @(Time)  
    begin  
        Y=(Time!=TimeOut)?Time +1 : Zero;  
    end  
endmodule
```



## Reduction Operations in Verilog

```
module Reduction (A,Y1,Y2,Y3,Y4,Y5,Y6);  
    input [3:0] A;  
    output Y1,Y2,Y3,Y4,Y5,Y6;  
    reg Y1,Y2,Y3,Y4,Y5,Y6;  
    always @(A)  
    begin  
        Y1=&A; //reduction AND  
        Y2=|A; //reduction OR  
        Y3=~&A; //reduction NAND  
        Y4=~|A; //reduction NOR  
        Y5=^A; //reduction XOR  
        Y6=~^A; //reduction XNOR  
    end  
endmodule
```

